12.5 Gb/s Parallel Channel Bert
Characterizing Crosstalk
The PCB12500 Parallel Channel BERT is an ideal instrument for characterizing multichannel crosstalk with multiple aggressors. The PCB12500 controller supports up to 5 remote heads. We are using two different types of heads: TG5P1A Pattern Generator heads (with de-emphasis), and TR2P1A Error Detector heads. The PCB12500 controls each head and provides each with an independently-controlled phase-shifted clock.
Features Include:
-
Multi-channel test system designed for high-density ICs and backplanes
-
Victim channel jitter characterization provides sensitivity analysis
-
Complex system configurations with many NeXT and FeXT aggressors
-
Asynchronous aggressors from one clock source (with PCB12500)
-
Single- and multi-tap de-emphasis, fully programmable generators
Affordable Multi-Lane BERT Solution
The PCB12500 Parallel Channel BERT and the SCS16000J Stressed Clock Synthesizer combine to form a compact, inexpensive solution for measuring BER on multi-lane systems.
-
Modular Parallel BERT Solution
-
Remote Heads that Minimize Cable Loss
-
Multi-Channel JTOL
-
Integrated De-emphasis
Receiver Testing (Jitter Tolerance)
The most efficient way to characterize your receiver's performance is to run a jitter tolerance (JTOL) test on all lanes simultaneously. Centellax provides the only affordable solution for testing JTOL in multi-lane applications. Our unique system incorporates a Parallel Channel BERT, a Stressed Clock Source, and remote mountable Error Detector and Pattern Generator Heads so you can customize the setup from one to any number of lanes.
-
Quick and reliable testing with our Signal Integrity Studio software
-
Single and multi-channel JTOL measurements
-
Easy pattern template editor; no plotting required
-
A perfect fit for any budget
Browse: Part Number
Translate This Page

